

# DESIGN AND ANALYSIS OF FIVE-INPUT MULTIPLE-FUNCTION QCA AMONG THE ALTERNATIVE TECHNOLOGIES

<sup>1</sup> CH SWATHI, <sup>2</sup>G RAMESH, <sup>3</sup>G LAXMI PRIYANKA

<sup>1,2,3</sup>Assistant professor, ECE Department, St.Martin's Engineering College, Sec

## ABSTRACT

Quantum-dot Cellular Automata (QCA) are among the alternative technologies that enable nanoscale circuit design of high performance and low power consumption features. This work showcases an extensive structural and power analysis of previous 5-input majority gates. We found that the existing 5-input majority gates are not power efficient, and the structures are not well optimized. To overcome this, we proposed a new low-complexity coplanar 5-input majority gate, which consumes less power compared to prior designs. A novel 1-bit full adder circuit is presented to evaluate the suitability of the proposed gate. The Majority Gates forms the basic building blocks in QCA circuit design. The Three-input Majority Gate is widely used in the design and synthesis of the circuits. The Clock cycle which controls the flow of data cannot be reduced and hence the hardware complexity of the circuit is reduced by focusing on increasing the number of Inputs to the Majority gate. In this paper, a novel nine-input Majority Gate and eleven input majority gate has been proposed which reduces the cell count and offers good scalability. Also, the proposed gate is a feasible solution for the recently proposed USE (Universal, Scalar and Efficient) clocking scheme. In order to demonstrate the flexibility and area efficiency of our 5-input majority gates we implement two designs: a full adder and a RAM cell block. These designs have been implemented using a free and a regular (USE) clock schemes. Our results show area reductions up to 50% compared to state-of-the-art designs.

## 1. INTRODUCTION

The push to scale the conventional MOSFET continues to show remarkable progress in Semiconductor industry. There are indications that in recent years, this scaling down has slowed down due to quantum-mechanical tunnelling of carriers through the thin gate oxide and from source to drain [1]. Many other

things such as interconnects and metals should also be scaled with respect to the transistor scaling. Also packing more transistors in a small area is leading to huge power consumption and heat dissipation during the switching cycle. Because of these interconnect problem and power dissipation problem, it is anticipated that VLSI Industry is searching for an innovative device to overcome these problems. One such devices was Quantum dot Cellular Automata (QCA), proposed by Lent et al in 1993.

A QCA cell is basically a nanometric square with four quantum dots and two electrons that can perform tunnelling between the dots [1]. Due to Coulomb interactions, there are only two stable configurations of the electrons inside the cell, as shown in Fig. 1. The black dots are the quantum dots containing an electron. Polarizations  $P = -1$  and  $P = +1$  represent logic states 0 and 1, respectively. Bistable cells are locally connected through field effect forces and can be organized in such a way that computation is performed.

With the exponential decrease in feature size in CMOS technology, devices are more prone to high leakage current, high power density, and are more sensitive to thermal noise [1]. These deficiencies encourage researchers to explore alternative technologies like Quantum dot Cellular Automata (QCA), Tunneling Phase Logic (TPL), Single Electron Tunneling (SET), and Carbon nanotube (CNT). QCA could be a feasible alternative that has none of the above problems and promises operation at high frequency with low power consumption and high device density [2-4]. QCA is based on the confinement and mutual repulsion of electrons. The fundamental element in QCA is a square cell with four dots and two excess electrons. Therefore, unlike the conventional CMOS, a change in logic value from 1 to 0 does not yield discharging of the capacitor. It also offers a new horizon in information computation. The information is


transferred as a result of the propagation of polarization between two cells, due to the Coulombic interaction of electrons. There is no flow of current as in conventional CMOS. Hence, power dissipation due to change in logic value and propagation does not add up to the total power dissipation [5]. This feature makes QCA useful for computation.

Different QCA based digital circuits have investigated during recent years; structures for 5-input majority gate, designs for a 1-bit full adder, QCA based memory cells, flip-flops also have been studied. The idea behind this work is to devise power efficient QCA circuits and analyze the power dissipation of existing and proposed 5-input majority gates. The proposed 5-input majority gate requires fewer cells and draws lower power compared to the best-reported one in the literature. Further, an optimal single layer 1-bit full adder is designed by considering the proposed gate.

### QCA Cell Model

#### 1.1 Isolated QCA Cell

A QCA contains four quantum dots aligned in a square area separated by a distance, sufficient enough for the electrons to tunnel from one dot to another (shown in Fig1).




**Figure 1.** Image of QCA Cell

#### 1.2 Cell - Cell coupling

The electrons tunnel only through Quantum dots within the cell. They do not tunnel between the Quantum dots of adjacent cells. Polarity of a QCA Cell is influenced by the polarity of the nearby cells. The abruptness of cell-cell response function depends on the ratio of strength of tunneling energy to coulomb energy of electrons on neighbouring cells. By fixing the polarization of cell 1, the coulombic effect on the polarization of cell 2 is measured. By changing the polarization of cell 1 from -1 to +1 the coulombic effect of it on polarization of cell 2 is observed and shown in the Fig2. This nonlinearity and bistable saturation

of this response is same as gain of a conventional buffer in a CMOS technology.



**Figure 2.** Cell Polarities Image

## 2. LITERATURE REVIEW

Quantum-Dot Cellular Automata is an alternative to current CMOS technology which encounters leakage and short channel effects when further Scaling is done. The Majority Gates forms the basic building blocks in QCA circuit design. The Three-input Majority Gate is widely used in the design and synthesis of the circuits. The Clock cycle which controls the flow of data cannot be reduced and hence the hardware complexity of the circuit is reduced by focusing on increasing the number of Inputs to the Majority gate. In this paper, a novel nine-input Majority Gate and eleven input majority gate has been proposed which reduces the cell count and offers good scalability.

QCA (Quantum-dot Cellular Automata) is a promising new technology with low power consumption and high speed that allows the design of nanoscale integrated circuits. The 3-input/1-output majority gate is the basic building block in QCA circuits. This work presents a new design of a multi-output, 5-input majority gate. Our proposed gate is quite useful because its outputs can present different configurations with several logical functions at once, enabling the design of smaller circuits. Also, the proposed gate is a feasible solution for the recently proposed USE (Universal, Scalar and Efficient) clocking scheme. In order to demonstrate the flexibility and area efficiency of our 5-input majority gates we implement two designs: a full adder and a RAM cell block. These designs have been implemented using a free and a regular (USE) clock schemes. Our results show area reductions up to 50% compared to state-of-the-art designs.

Quantum-dot Cellular Automata (QCA) are among the alternative technologies that enable nanoscale circuit design of high performance and low power consumption features. This work showcases an extensive structural and power analysis of previous 5-input majority gates. We found that the existing 5-input majority gates are not power efficient, and the structures are not well optimized. To overcome this, we proposed a new low-complexity coplanar 5-input majority gate, which consumes less power compared to prior designs. A novel 1-bit full adder circuit is presented to evaluate the suitability of the proposed gate. The results demonstrate that the proposed full adder performs equally well compared to existing multilayer designs, and performs better in the case of previous coplanar full adder designs in all aspects. Our design achieves 22% reduction in cell count and takes 18% less area in comparison to the best single layer design. Furthermore, it produces an equal delay, when compared to the best

design in this segment. The QCADesigner tool is used to validate the layout of the proposed designs and the QCAPro power estimator tool is used to evaluate the power dissipation of all considered designs. Our results clearly demonstrate that, the hardware requirement for a QCA design is reduced and circuits become simpler in level, gate counts and clock phases by considering proposed gate.


**3. EXISTING MAJORITY GATES**

The already existing majority gates in the literature are the Three-input (as shown in Fig.3), the Five-input, the Seven-input majority gate and the nine input majority gate. The Five-input, Seven-input gates and nine input majority gates are discussed in this section now.


**3.1 Five Input Majority Gate**

The five input majority gate discussed in [24] is a co planar structure with a reduced cell count and latency. The Majority Gate Function of the Five Input Majority Gate is given by,

$$M(A, B, C, D, E) = F = ABC + ABD + ABE + ACD + ACE + ADE + BCD + BCE + BDE + CDE$$



**Figure 3:** CLOCKING Image



**Figure 4:** Five Input Majority Gate

The Five input majority voter simulation for the logic function given by the equation no above is given in the Fig 4. The Majority Voter can be implemented as AND and OR gates using -1 and +1 Polarisation,

$$M(A, B, C, 0, 0) = F = A.B.C + A.B.0 + A.B.0 + A.C.0 + A.C.0 + A.0.0 + B.C.0 + B.C.0 + B.0.0 + C.0.0 = A.B.C$$

**The Seven Input Majority Gate**

The Design proposed in the work of [16], makes use of Seven Input cells and Drive cells with Co Planar Crossing. With a high input

gate we can reduce the cell count and the circuit size in complex multi-bit QCA circuitry

and increases the effective utilization of substrate space. The equations are

$$M(A, B, C, D, 0, 0, 0) = A \cdot B \cdot C \cdot D$$

$$M(A, B, C, D, 1, 1, 1) = A + B + C + D$$

#### 4. PROPOSED METHODOLOGY

In this section, we present the designs of a full adder and aRAM memory cell to demonstrate the area reduction achieved by the adoption of our MAJ5 gate in QCA circuit designs. For both designs we have implemented the free and the regular(USE) clock schemes layouts.

##### A. Full adder

Fig. 5 shows the QCA adder majority gate-level representation. Our adder uses two MAJ5 gates to simplify the design layout. Traditional designs use three 3-input majority gates(MAJ3), wires, and inverters. Moreover, our design takes advantage of the MAJ5 ability to implement a multiple-output MAJ3, by fixing the values of inputs D and E in +1 and -1, respectively. We need two results from one gate at the same time, one is a 3-input majority function to calculate the carry and the other is a 3-input minority as inputs to calculate the sum. The full adder is shown in Fig. 6.




Fig. 5. Full adder schematic.




Fig. 6. Full adder design with free clock scheme.

In order to demonstrate that our design is suitable to USE, we build another adder with this clock scheme. The adder implemented with USE clock scheme is shown in Fig. 7. Here, we have applied the multilayer approach to implement wirecrossing. We have used the same schematic presented in Fig. 5, but considering all USE restrictions.

##### B. RAM memory cell

Another interesting circuit that takes advantage of our proposed MAJ5 is the RAM memory cell [5]. Fig. 8 reveals the schematic of the circuit, having three MAJ3 and one MAJ5 gates. The leftmost MAJ3 implements an AND gate and its outputs are connected as inputs in the other two MAJ3. The latter are simple 2-input AND gates with a single output. Finally, they connect to a MAJ5. Fig. 9 shows our proposed design of the RAM memory cell circuit in QCA, considering a free clock scheme. The leftmost




Fig. 7. Full adder design with USE clock scheme.




Fig. 8. Schematic of RAM cell proposed in [5].

MAJ3 of Fig. 8 is implemented by a MAJ5 in order to exploit its multiple outputs features. The other two MAJ3 are implemented using traditional majority gates. Finally, the MAJ5 receives its inputs and provides the result, also exploiting the multiple outputs, since the result of the RAM cell is an input in the uppermost MAJ3 of Fig. 6.




Fig. 9. RAM memory implemented with free clock scheme.

We also follow the schematic of Fig. 6 to implement the RAM memory cell using the USE clock scheme. Again, we apply one MAJ5 to implement a 2-input AND gate with multiple outputs and a MAJ3 in the output of the circuit. The two normal majority gates have diagonal inputs in order to respect the restrictions of USE cells, as proposed in [4].

**CONCLUSION**

In this work, we proposed a novel 5-input, multi-output majority gate for QCA technology. Our gate has several features such as: two outputs that can be configured as both majority or minority; ability to perform different logic functions by simple fixing some of the inputs; efficient layout in free and USE clock schemes. We used our gate to implement a full adder and a RAM memory cell designs. For both designs we have implemented free and USE clock schemes. QCAPro, a power estimation tool was used to investigate leakage power and switching power dissipation, and all designs were realized and evaluated using QCADesigner 2.0.3 tool. Further, to showcase the efficacy of the proposed majority gate, a new 1-bit full adder structure circuits with respect to existing coplanar designs. The results confirmed that the presented structures have outperformed all prior designs in terms of the new cost function and showed significant improvements in terms of complexity, area occupation and input to output clock delay as compared to most of the coplanar designs. The proposed optimal structures can lead to designing of more complex and high-performance QCA nanoscale circuits in the future.

**REFERENCES**

[1] International Technology Roadmap for Semiconductors. (ITRS) 2009 [Online]. Available: <http://www.itrs.net>

[2] C. S. Lent, W. Porod, P. D. Tougaw and G. H. Bernstein, "Quantum cellular automata," Nanotechnology (Journal), 1993.

[3] C.S. Lent, P.D. Tougaw and W. Porod, "Quantum Cellular Automata: The Physics of Computing with Arrays of Quantum Dot Molecules", Proceedings of the Workshop on Physics and Computing, IEEE Computer Society Press, pp. 5-13, 1994.

[4] F. Lombardi, J. Huang, X. Ma, M. Momenzadeh, M. Ottavi, L. Schiano, and V.



Vankamamidi, "Design and Test of Digital Circuits by Quantum-Dot Cellular Automata", F. Lombardi and J. Huang, Eds. Artech House, 2008.

[5] I. Amlani, A. O. Orlov, G. Toth, G. H. Bernstein, C.S. Lent, and G.L.Snider, "Digital logic gate using quantum-dot cellular automata," Science, vol. 284, pp. 289–291, Apr. 1999.

[6] D. Berzon, T. Fountain, "Computer Memory Structures using QCAs", Report No. 98/1.

[7] K. Walus, A. Vetteth, G.A. Jullien and V.S. Dimitrov, "RAM Design Using Quantum-Dot Cellular Automata," Nanotechnology Conference, vol 2, pp. 160-163, 2003.

[8] J. Huang, M. Momenzadeh, and F. Lombardi, "Design of sequential Circuits by Quantum-dot Cellular Automata," Micro Electronics Journal, vol. 38 pp. 525-537, 2007.